Signal Processing Stack Exchange
Signal Processing Stack Exchange

Questions tagged [hardware-implementation]

39 questions
17
votes
2 answers

Are there any standard implementation forms for tunable Butterworth filters?

One of the standard ways to implement a Butterworth filter is with a cascade of second-order sections, each corresponding to a pair of complex-conjugate poles. For a fourth-order filter, for example, there would be two second-order sections. If we…
datageist
  • 4,669
  • 4
  • 30
  • 52
9
votes
2 answers

What are some face detection (not recognition) algorithms suitable for limited (embedded) processors?

I am looking at a hardware based platform for surveillance class of applications. I want to identify faces of people as they appear in the scene. I don't intend to really apply face recognition (then or later). Also orientation of faces can be…
Dipan Mehta
  • 5,569
  • 2
  • 28
  • 53
7
votes
2 answers

Low MIPS Video Encoder

I am looking for a low MIPS, low compression video encoder. This is for a 10fps, VGA type quality compression. What are my options? I need to be able to do this compression using a 150MHz ARM M4 CPU with Floating point support. (STM32F4).. My idea…
Ktuncer
  • 806
  • 2
  • 10
  • 18
6
votes
2 answers

Audio DSP HW Recommendation

I'm very new to DSP hardware, so I am taking it upon myself to learn it with regard to Audio and Acoustic Signal Processing. I've learned quite a bit of theory in a graduate DSP course, but absolutely no practical implementation was introduced. I've…
Mimmo
  • 61
  • 2
4
votes
3 answers

Practical IIR filter implementation

I'm trying to implement a digital IIR filter on an FPGA and would be happy for some inputs regarding the actual digital implementation. I don't have a lot of experience with FPGAs and digital filters in general and this whole matter seems more…
FaradayParadox
  • 81
  • 1
4
votes
1 answer

Apply decay envelope to waveform without multiplication

I'm trying to apply a decay envelope to a sinusoidal waveform using Verilog. Hardware constraints prevent use of multiplication to simply multiply by the envelope. The sine values and envelope values, for which I'm simply using $1-e^{-x}$, are…
user1068795
  • 41
  • 2
4
votes
2 answers

Are SOS structures better for linear phase FIR filters?

I've seen many discussions suggesting that SOS's are often/usually the preferred structure for fixed point hardware filter implementations, since they preserve conjugate pairs, etc., but I've never seen any specific arguments explaining why they are…
headdab
  • 141
  • 3
4
votes
4 answers

How many bits of precision are often used in fixed point DSP?

I understand FIR & IIR digital filters are often implemented in fixed point DSP hardware. I have also seen them implemented in software. Do companies make special purpose digital filtering chips that use floating point precision (float) and…
Ted Ersek
  • 479
  • 4
  • 10
3
votes
0 answers

CIC filter internal register truncation

I try to implement CIC filter with truncation in hardware, but there is some misunderstanding. For some reason the output signal is broken. My filter is N = 6, R = 20, M = 1, Bin = 16, Bout = 16. (Where N - order, R - downsampling ratio, M -…
Alex Kis
  • 31
  • 2
2
votes
1 answer

How to improve accuracy while converting floating point coefficients to fixed point in the case of an all pole IIR filter

I am having an all pole IIR filter of order 5 with floating point filter coefficients [1, -4.708642687, 9.963818327 , -11.99038368, 8.647611478, -3.553230696, 0.659454607]. When an impulse input was applied to the IIR filter, the first…
Deepa
  • 39
  • 6
2
votes
1 answer

Selecting a Digital Signal Processor for a Specific Image Sensor

I am working on developing a camera and I am trying to select hardware for the camera. I believe that I may need a digital signal processor to compress image data before it is transmitted to a computer or other device (MCU) . What I am trying to…
CMH12
  • 23
  • 3
2
votes
1 answer

Sequence Length for a Linear Feedback Shift Register

What is the total length for the sequence for a linear feedback shift register generated with a maximum length sequence, before repeating?
Sumbul
  • 317
  • 1
  • 4
  • 15
2
votes
1 answer

Can't make sense from VHDL butterworth filter implementation

I am trying to understand the VHDL implementation of the 3rd order Butterworth filter published on opencores. Supposedly the filter implementation gets away with only division and multiplications by 2 which is cheap when implemented in hardware…
Arne
  • 123
  • 3
2
votes
1 answer

Can we determine if a filter is butterworth or chebyshev from its physical topology?

Can all analog filters be classified as Bessel, Elliptic, Butterworth or Chebyshev? Given a physical ladder topology of several stages of {L, C or LC} in {series or parallel}, is it possible to always classify it to one of the above? (I got this…
Patroklos A
  • 23
  • 3
2
votes
2 answers

DSP Hardware for Detecting an Audio "Click"

I am working on isolating a specific audio click in a factory type setting. After my initial analysis I determined that a 2-pole High Pass Filter set between 500 and 800Hz would work best for me. The timing can be random on when the clicks occur due…
Novaura
  • 21
  • 2
1
2 3